GCSE Revision Aid: This resource is designed to support your revision and may contain errors. If you find a discrepancy with your class teaching, your teacher is correct — please let us know at gcserevise@scott.scottrix.co.uk.
E10: Digital Systems Design
WJEC Eduqas C690QS
Designing digital systems, state diagrams, timing diagrams and system integration
Digital Systems Design
Designing digital systems, state diagrams, timing diagrams and system integration
Key Fact: Digital system design involves specifying, designing and implementing circuits that process digital signals.
Key Fact: A state diagram shows the sequence of states a system transitions through, with arrows for transitions and labels for conditions.
Key Fact: Moore machines: outputs depend only on the current state; Mealy machines: outputs depend on current state and inputs.
Key Fact: State diagrams use circles for states and labelled arrows for transitions; each arrow shows the input condition causing the transition.
Key Fact: Timing diagrams display signal levels against time, showing the relationship between clock, input and output waveforms.
Key Fact: System integration combines subsystems (combinational logic, registers, counters) into a complete working system.
Key Fact: Design steps: define specification → state diagram → state table → state assignment → logic equations → circuit implementation.
Key Fact: State reduction eliminates redundant states to minimise the number of flip-flops required.
Key Fact: Unused states should be mapped to ensure the system returns to a valid state (self-correcting design).
Key Fact: A system block diagram shows major subsystems and data flow between them at a high level.
Key Fact: Propagation delays accumulate through cascaded logic, determining the maximum clock frequency of the system.
Key Fact: Glitches (temporary unwanted transitions) can occur in combinational logic due to unequal propagation paths.
📋 Key Vocabulary and Concepts
For Digital Systems Design, you must know:
State diagram: A graphical representation of a finite state machine showing states as circles and transitions as arrows.
Moore machine: A finite state machine whose outputs depend only on the current state, not on the inputs.
Mealy machine: A finite state machine whose outputs depend on both the current state and the current inputs.
State table: A tabular listing of all states, their next states for each input, and their outputs.
State assignment: The process of assigning binary codes to each state for implementation with flip-flops.
Glitch: A brief, unwanted transition in a digital signal caused by unequal propagation delays in logic paths.
❓ Practice Questions
Q: What is the key difference between a Moore machine and a Mealy machine?
Q: What are the main steps in designing a digital system?
Q: Why is state reduction important in digital system design?
Q: What information does a timing diagram convey?
Q: Why should unused states be considered in a design?
✅ Answers
In a Moore machine, outputs depend only on the current state; in a Mealy machine, outputs depend on both the current state and the inputs.
Specification → state diagram → state table → state assignment → derive logic equations → implement with flip-flops and gates.
State reduction eliminates redundant states, reducing the number of flip-flops and logic gates needed, simplifying the circuit and lowering cost.
It shows the voltage levels of signals (clock, inputs, outputs) over time, illustrating their relationships and delays.
Unused states could be entered due to noise or power-up; a self-correcting design ensures the system returns to a valid operating state.
🎯 Exam Tips
Always label state diagram circles with state names/outputs and arrows with transition conditions.
When drawing timing diagrams, show the clock first, then inputs, then outputs, with correct timing relationships.
Convert state diagrams to state tables before deriving logic equations.
Show unused states in your state table and specify transitions back to valid states.
For system integration questions, draw a clear block diagram showing all subsystems and data paths.
📝 Exam Technique
GCSE Electronics Exam Tips — Digital Systems Design:
1. For Digital Systems Design questions, use correct electronic symbols and terminology
2. Always show your working in calculations, including units at each step
3. When analysing circuits, state which law or rule you are applying first
4. For evaluation questions on Digital Systems Design, compare component choices and consider cost, reliability and tolerance
5. Draw circuit diagrams neatly with conventional symbols
⚠️ Common Errors
✗ Omitting transition conditions on state diagram arrows.✓ Every arrow must be labelled with the input condition that causes the transition.
✗ Confusing Moore and Mealy output timing.✓ Moore outputs change only at state transitions (synchronous); Mealy outputs can change whenever inputs change (asynchronous).
✗ Ignoring unused states in a state machine design.✓ All unused states must transition to a known valid state to make the design self-correcting.
✗ Drawing timing diagrams without aligning signal changes to clock edges.✓ Flip-flop outputs change only on clock edges; show all output transitions aligned with the active clock edge.
✍️ Model Answer
Full-Mark Response
Describe the process of designing a digital system from specification to implementation, including the role of state diagrams and timing diagrams.
Digital system design begins with a specification defining the required behaviour, inputs and outputs. From the specification, a state diagram is drawn showing each state as a circle and transitions as labelled arrows indicating input conditions. The state diagram is converted to a state table listing each state, its next state for every input combination, and the output. State reduction identifies and merges equivalent states to minimise flip-flop count. State assignment allocates a unique binary code to each state. Logic equations for next-state and output functions are derived from the state table using K-maps or Boolean algebra. The circuit is implemented using flip-flops (to store state) and combinational logic (for next-state and output decoding). Timing diagrams are essential throughout: they verify correct operation by showing clock, input and output waveforms over time, confirming that outputs change at the correct clock edges and that propagation delays do not cause setup/hold violations. For system integration, a block diagram shows how subsystems connect, and timing analysis ensures the complete system meets its maximum clock frequency requirement.
📊 AO Deep Dive
Assessment Objective Analysis
AO1 (Knowledge & Understanding): Demonstrate knowledge and understanding of digital systems design, including electronic components, circuit theory and systems concepts relevant to WJEC Eduqas C690QS.
AO2 (Application): Apply knowledge and understanding of digital systems design to analyse, design and construct electronic circuits and systems.
AO3 (Evaluation): Evaluate electronic circuits and systems, making reasoned judgements about design choices, performance and practical considerations, constructing supported arguments.